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Abstract
The paper gives the construction of a universal CA with 22 states in the regular rectangular
pentagonal grid of the hyperbolic plane. The CA implements a railway circuit which simulates
a register machine and which improves a bit already known railway simulations of a Turing
machine.
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0. Introduction
The main goal of this paper is to explicitly construct a universal cellular automaton
in the hyperbolic plane.
Cellular automata have been studied for a long time, see [2,3,12], and they are most
often used and studied in three spatial contexts: cellular automata displayed along a
line, cellular automata in the plane, cellular automata in the three-dimensional space.
There are also a few investigations in more general contexts, see for instance [16],
where they are studied on graphs which are connected with Cayley groups.
About the quoted spatial representations, we should add the precision that the in-
vestigations are done in the euclidean space. Indeed, this precision is so evident that
it seems useless to remind this so obvious basis.
Take for instance cellular automata in the plane with von Neumann neighbourhood.
If a cell has coordinates (x; y) with x and y integers, its neighbours are (x; y + 1),
(x; y − 1), (x − 1; y) and (x + 1; y). This description is so simple that we forget the
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reason of such an elegant systems of coordinates, which extends without problem to
the regular grids of the euclidean plane. Indeed, the group of displacements of the
euclidean space possesses a normal subgroup, the group of translations and dilatations.
This property namely is at the very basis of such elegant and simple coordinates.
The situation is completely diAerent in the hyperbolic case, starting from two di-
mensions. The problem of Bnding an easy way to locate cells in that plane is not that
trivial. Indeed, in the hyperbolic case, there is no equivalent to the euclidean group of
translations and dilatations, because the group of hyperbolic displacements contains no
non-trivial normal subgroup, see [14], for instance.
When the hyperbolic plane was considered in tiling problems, see [15], the study of
cellular automata in that context was initiated by [9]. In this paper, taking advantage
of the speciBc properties of the hyperbolic plane whose geometric structure is much
richer than the euclidean one, it was shown that NP-complete problems can be solved
in polynomial time by a cellular automaton in that space. 1 Paper [9] was the Brst
to tackle the problem of locating cells in a regular grid of the hyperbolic plane, a
problem which is not at all trivial. Better tools were found by Maurice Margenstern,
namely in [6,7], and they were used to solve other problems of cellular automata in the
hyperbolic plane, in particular to devise a concrete implementation of the solution of
the 3-SAT problem which was given in [9], see [4], also to settle the problem P=NP
in the frame of the hyperbolic space, see [5].
It is time to give an explicit example of a universal cellular automaton in a regular
grid of the hyperbolic plane. In order to devise such a cellular automaton, we use here
a particular construction which was given by the Maurice Margenstern in [8]. This
construction makes use of railway circuits and it is performed in the euclidean plane.
Here, the paper implements this construction in cellular automata of the hyperbolic
plane, precisely in the pentagrid already introduced in [9] and which we recall in
the second part of the paper. The implementation is not completely straightforward
and the second part of the present paper is devoted to it. In this part, we shall also
give the minimal elements of hyperbolic geometry in order that the paper should be
self-contained.
The Brst part of the paper is devoted to the implementation of computations in the
frame of railway circuits. It is indeed a rather simple context which seems to be not
known enough and which can probably be used in other situations.
Part I. A universal railway circuit
Simulating the computation of a Turing machine by railway circuits is not a novelty,
see [17]. In this paper, the author facilitated the work by assuming that the alphabet of
the Turing machine has only two symbols, {0; 1} for instance, 0 being the blank. On
the basis of the principles which are stated in [17], it is possible to simulate a Turing
machine on any alphabet: encode the alphabet in binary, which necessitates a certain
1 Notice that in [11], it was shown that NP-complete problems can be solved in polynomial time by an
exponential number of processors dispatched in the hyperbolic plane. However, the construction of these
authors does not concern cellular automaton and, in particular, it does not solve the problem of locating
cells in that space.
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number of bits, say k; in the simulation which is given in [17], there is a set of n
circuits which corresponds to each case of the tape of a machine on {0; 1}. Later, we
remind the deBnition of those circuits which all encode 0 or all encode 1, depending
on the conBguration which is given on the tape. That can be extended to any alphabet
encoded on k bits, by associating a group of n circuits for the Brst bit, 2 groups for
the second, according to what was read as a Brst one, 4 groups for the third bit and,
step by step, 2k for the kth.
In the Brst section of this paper, we introduce a circuit which is simpler and which
makes use of the same railway switches as in [17]. Moreover, as a locomotive does
not build the tracks, at least a priori, the circuit is inBnite, which is also the case for
the circuit which is built in [17].
1. The principle of the simulation
Our simulation consists in simulating the execution of a register machine. It is known
that two registers are enough to simulate a Turing machine, see [10], and so, by such
a simulation, we shall obtain a universal computation.
Our Brst goal will be to simulate registers. We constitute them as units which contain
a one bit information: 0 or 1. The roˆle of the locomotive is to execute the computation
by changing the conBguration of the switches of the circuit, each time when it passes
through each of them. The conBguration produces both the contents of the registers of
the simulated machine and the address of the instruction under action in the simulation.
With this point in view, we associate a track to each instruction. The Brst section
of the track is used in both directions: on the way on, to go to the register on which
an operation must be performed; on the way back, to turn to the execution of the next
instruction. A particular situation occurs for the decrementing instructions for which
the way back does not lead to the next instruction in the case when decrementing the
register was not possible because its content was already zero.
First, we remind the deBnition of the types of switches which we shall use. Next, we
deBne the circuit which simulates one unit of a register. Later we simulate the circuit
which dispatches the return between various instructions. Indeed, as it will be later
clear from the principle of simulating registers, the main problem for the locomotive
is to go back to the instruction which has led it to this register.
At last, the current con4guration of the circuit is deBned as the set, at a given time,
of the states of all the switches which are present. The computed value has to be read
in the part of the circuit which simulates the registers. We shall see how to do this in
the description of that part of the circuit.
2. The switches
As we indicated in the abstract, there are three types of switches. We have also
crossings, which do not need switches. It is also possible to rule out crossings if
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bridges or tunnels are allowed, i.e. if access to the third dimension is permitted, in the
euclidean context.
In order to deBne the three types of switches which we use here, remind that a
switch is a point from which a track splits. From one side of the switch there is a
single track and from the other side there are two tracks. The switch allows a train to
go from the unique track to one of the two others. We shall say that this is the active
passage of the switch. When the locomotive goes from one of the two tracks to the
unique track, we shall speak of a passive passage of the switch.
The way in which the locomotive turns to one of the two tracks during an active
passage of the switch deBnes the types of switches which we shall consider here. The
three types of switches are:
• the Bx switch: the choice of the track is always the same in an active passage,
• the Hip-Hop switch: it changes the track to be taken at the next passage when the
locomotive passes through it; the locomotive must go through such a switch in the
active sense only, as in [17],
• the memory switch: the next active passage is deBned by the track which was used
in the last passive passage through the switch.
Notice that Bx and memory switches can be used in the passive sense. Only the Hip-Hop
switch is a one way switch: in the active sense.
In the graphic representation of the circuits, we represent the diAerent types of
switches as shown in Fig. 1.
Naturally, the switches of the circuit are obtained by displacements in the euclidean
plane, the distance being Bxed once for all.
3. Registers
3.1. The problem
Our point is to deBne the circuit which is associated to a unit of a register. Such a unit
must be used both for incrementing and decrementing. We take again the elementary
circuit of [17] which associates a Hip-Hop switch with a memory switch, see Figs. 1
and 2, below.
The circuit works as follows. The positions of the Hip-Hop switch and of the memory
switch are always associated as it is indicated in the Bgure. The memory switch directs
the locomotive to track i if and only if the Hip-Hop switch directs it to the Bx switch
of the other track, where i= 1 or 2. When the circuit is in the position i (both Hip-Hop
and memory switches pointing to i), the locomotive which enters through E goes out
fix flip-flop memory
Fig. 1. The switches of the circuit. For the Hip-Hop switch, we indicate the position of the switch in the
initial conBguration, which will be called the default position.
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Fig. 2. The elementary circuit.
through Oi. But later, if it is needed, it is possible to change the position of the circuit,
according to the track on which the locomotive was. Up to a point, passing through E
is a passage to read, in order to know the content of the circuit which is encoded by
the position of the above considered switches. Passing through U , the Hip-Hop switch,
is a passage to write. Here, writing means that we change what is actually written.
Passing through the Hip-Hop switch performs a not operation on the content of the
elementary circuit.
It is also possible to associate several elementary circuits with synchronised positions.
This allows us to construct multiple and programmable switches. That possibility is
used in [17], and we use it also here.
The basic idea is that the unit circuit of a register associates two elementary circuits.
One of them is read while incrementing. The other one is read while decrementing.
In both cases, the second elementary circuit is not visited, unless it is necessary to
change the content of the circuits. The register is made of inBnitely many replicates
of the unit circuit.
3.2. The unit circuit
The circuit is given in Fig. 3, below.
Fig. 3 produces two units of the register. This allows us to illustrate how the circuit
works, in all cases. Inside a unit, say i for instance, the left hand elementary circuit
is called ii, because it is used for incrementing. The right hand elementary circuit is
called id, because it is mainly used while decrementing.
3.2.1. Incrementing the register
In the case of incrementing, the locomotive enters the register through track I . As-
sume that all the units, up to i, also included, are in position 1 and that, starting
from i+1, all units are in position 0. Arriving through Ai which is a Bx switch, the
locomotive takes the left hand track of the circuit ii, i.e. the route BCPi which leads
it a bit further on track I , in view of the visit of the circuit i + 1i. The Bx switch
which the locomotive meets in Ai+1 makes it enter the circuit i + 1i where, this time,
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Fig. 3. The circuit of a unit which contains 1. To be more realistic, we represented the circuit by using
only right rails, “vertical” or “horizontal” ones, or rails in quarters of circles. Of course, a more elegant
graphism can be involved. In the sequel, switches will be indicated by letters, as in the above Bgure. They
will be indexed by the number of the circuit if the context does not allow us to avoid ambiguities. Notice
that the switches of the right hand part of the unit are characterised by the prime which does not occur in
the denotation of switches in the left hand part. In the case of a route, the possible index is set only on the
last letter.
it takes the right hand track, i.e. the route BCFi+1 which leads the locomotive to the
Hip-Hop switch Ei+1 of the circuit i + 1i. The Hip-Hop turns now to position 1 and the
locomotive arrives in Ci+1. At that point, which is the memory switch of the circuit,
the locomotive passes through the memory switch in the passive sense on the left hand
track, i.e. the route EGC. From now on, this position, i.e. position 1, is memorised
by Ci+1. The locomotive goes on through E′i+1 where the Hip-Hop switch, in position
0, sends it to G′. The switch in E′ turns now to the position 1; the locomotive goes
through G′, then through C′ where the memory switch will now be set to 1, then
through B′ where the Bx switch sends it to Si+1. At this point, the locomotive is on
the track R which leads the locomotive back to the entrance of the register. We shall
examine this part later.
From this analysis, we conclude that if the visited unit i is in position 1, its switches
E and E′ are not visited. Accordingly, the position of the unit is not changed and the
locomotive turns next to the unit i+1. On the other hand, if the visited unit is in position
0, which the locomotive sees by visiting the elementary circuit i and by passing through
Fi, the unit changes of position, turning from 0 to 1. In this case, the locomotive visits
both elementary circuits of the unit to change their positions, in order to go back, next,
to the control circuit of the register.
It is not diKcult to see that, under these conditions, the number of units in position
1 goes from i to i + 1, which was to be performed.
3.2.2. Decrementing the register
Now, consider the case when the instruction decrements the register.
First, assume that the register is not zero, and assume that the positions of the units
are the same as previously. We see that Brst, the locomotive visits the circuit id of the
unit i, as it is the case when incrementing the register. But this time, the locomotive
enters the unit through the Bx switch A′, which is on the track D. As in the case of
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incrementing, if the locomotive reads a 1, it is lead to C′ on the route C′G′Q′i to go
to Q on the track D. Next, it will visit the unit i+1 as soon as it reaches the Bx switch
A′i+1. As in the case of incrementing, assume that the unit i+1 is in position 0. In the
circuit i + 1d, this time, the switch C′ send the locomotive along the route C′F ′K ′i+1.
Notice that the locomotive goes out from the unit i+1 which will remain in position 0.
In K ′i+1, the locomotive is sent on one of the two tracks J whose roˆle will be clear a
bit later. That J track leads the locomotive back to the unit i through the Bx switch in
Ki. The locomotive arrives next in Ei and so, it will change the content of the unit i
which will turn from 1 to 0. Indeed, going through Ei, next the locomotive follows the
route FCBE′, as the switch Ei was in position 1, giving the position 0 to the switch Ci.
This latter position is also the new position of the switch Ei. Of course, Ci will keep
this information until the locomotive passes through this point in the passive sense.
When it arrives in E′i , the locomotive performs on the circuit id the same operation as
it performed on the circuit ii, i.e. to make the circuit to turn from position 1 to position
0. Accordingly, when the locomotive passes through B′i , the Bx switch which is there
sends the locomotive to the track R. As in the case of incrementing, the locomotive
goes back to the circuit which controls the entrance of the register.
It is not diKcult to see that in this case, the number i of the units which are in
position 1, which is assumed not to be zero, turns to i−1, what was supposed to be
done.
As in the key stage of decrementing the register, the locomotive goes out of i+1
in K ′i+1 near the circuit i + 1d and as it goes back to i through Ki near the circuit ii,
switches Ki and K ′i cannot stand on the same track. Hence two J tracks are needed, J1
and J2 as it is indicated in Fig. 3, in order to correctly insure the return to the unit i,
starting from the unit i+1. As a convention, we may decide that J1 leads to the units
with an even number and that J2 leads to the ones with an odd number. Consequently,
when the content of the register is zero, the locomotive goes back to the circuit which
controls the entrance of the register by the track J2, as it is indicated in Fig. 5.
As a consequence, in our simulation, the fact of coming back to the control circuit
of the entrance of the register through the track J2 is the test of nullity of the register
which is needed to simulate the execution of the decrementing, also in this case.
And so, we shall turn now to a closer look on the access to a register and to the
return from it.
3.3. Input/output of the register
A priori, the locomotive enters the register by the tracks I or D and it returns from
it by the track R or by the track J of the Brst unit. From the previous analysis, we
conclude that when the locomotive is on the track R, it no more remembers whether
it entered the register by the track I or by the track D.
So, by entering the register, the locomotive must somehow mark the fact that it
arrived by the track I or by the track D. A solution is given by the circuit which is
below illustrated by Fig. 4.
Let us check that the circuit, called C in Fig. 5, allows us to do what we expect: if
the locomotive enters it by a track I , it returns from it to the register by another track
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Fig. 4. The control circuit for input/output of a register.
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Fig. 5. SimpliBed scheme of the organisation of a register.
I . When it enters the circuit by the track R, coming back from the register, it goes
out from C by the same track I by which the locomotive entered C. If the locomotive
enters C by a track D to decrement the register, it goes out from C by another track D
which leads it into the register. When the register is decremented, the locomotive goes
back to C by the track R and then, it goes out from C by the same track D by which
it entered C. On the other hand, if the register could not be decremented, because its
content was already null, the machine goes back to C by the track J , and it goes out
from C by another track J which leads it to the further execution of the program.
Let us start by the case of incrementing the register.
Arriving by the track I in E, the locomotive goes on until A where it indicates to the
memory switch to remember the position AB. In A, there is, side by side, a memory
switch and a Bx switch. The memory switch remembers whether the current instruction
is to increment the register or to decrement it, and the Bx switch makes the locomotive
enter a loop which goes back to A. When it is again in A, the locomotive is sent to G
by the Bx switch of B. In G, the Hip-Hop switch sends the locomotive to the Brst unit
of the register by the track I , because, by default, the position of the Hip-Hop was that
one. Now, the Hip-Hop switch of G is set to the position GE.
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Coming back from incrementing the register, by the track R, the locomotive arrives
in H , where a Bx switch which is always crossed in a passive way sends it on the
loop which leads to A. There, the memory switch sends the locomotive back to B,
then to G. The Hip-Hop switch which is in G in position GE sends the locomotive to
E where the locomotive goes back to the former track I , in order to perform the next
instruction of the program. Now, the switch in G is again set to the default position:
later it will be possible for the locomotive to go to the register to increment it as long
as needed.
Let us now consider what happens when the instruction decrements the register and
assume that it can be performed.
In this case, the locomotive arrives in A via TC and the memory switch in A will
be set to the position AC. When it goes back in A after the loop, the locomotive is
sent in C to B′ where it enters an elementary circuit. The entrance of this circuit is
a memory switch whose default position is indicated by Fig. 4 and means that the
control unit is not active. The switch sends the locomotive on the route G′PM2K . The
memory switch of M2 is now set to the position M2P and the Bx switch of K sends
the locomotive back to the elementary circuit, this time through U . Before reaching U ,
the locomotive crosses the memory switch of M1 which it sets to position M1M2 and
then goes to K where a Bx switch sends it to U . Consequently, the locomotive will
change the position of the elementary circuit from the previous one, namely from EG′
to EF ′. This change also indicates that the Hip-Hop switch in U was changed. Now,
from F ′, the locomotives goes back to E and then to B′ where the Bx switch sends the
locomotive to K . From K , the locomotive goes back to M1 where the memory switch
sends it to M2. In M2, the memorised position sends the locomotive to P. In P, a Bx
switch sends the locomotive to the register on a track D.
As we assume that it was possible to decrement the register, the locomotive goes
back through the track R. Consequently, it arrives in H , then in A. In this point,
the memory switch sends the locomotive back to C and then, again in the elementary
circuit via B′E. In E, the switch has memorised the position EF ′. Hence, the locomotive
follows the route EF ′QM2 and in M2, the memory switch is set to the position M2Q.
The locomotive follows its way to M1, setting the memory switch to M1M2. Then, the
locomotive is again in K from where it is again sent in the elementary circuit, this time
for writing. Both circuits are now set to the default position, namely positions UF ′,
EG′, which can be easily checked by the positions of the Hip-Hops at the beginning of
the second passage into the circuit. The locomotive goes on to B′ where it is sent back
to the route B′KM1. The switch in M1 memorised M1M2. In M2, the switch memorised
M2Q and so, the locomotive goes to Q. There, a Bx switch sends it to T where the
locomotive takes again the track D, to turn to the next instruction of the program.
It remains to consider the case when it was not possible to decrement the register
because its content is null.
In this case, everything happens as in the previous case until the locomotive arrives
in the Brst unit of the register.
Now, instead of going back by the track R, the locomotive goes back by the track
J . It enters the control circuit in S and goes on to M1 which memorises the position
M1S. The locomotives goes to K where it is sent to U by the Bx switch of K . Now,
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the locomotive changes the content of the circuit. Accordingly, its position is again
the default one: position EG′ in E and position UF ′ in U . Reaching E again, the
locomotive goes on to B′ where it is sent to K and then to M1. In M1, the switch
has memorised the position M1S and so, the locomotive is sent to S where the Bx
switch sends it on another track J which performs the jump to the next instruction to
be executed.
Consequently, the circuit C which is represented by Fig. 4 actually executes the
selection of the operations which are described at the beginning of Section 3.3.
4. The general setting of the circuit
Considering the circuits which are deBned by Figs. 3 and 4, we can now give a
simpliBed representation of a register, which is displayed by Fig. 5.
In this representation, each square is denoted by a natural number and it contains
two elementary circuits which are connected as in Fig. 3. The line of input/output
corresponds to the entrances and exits, on the tracks, respectively, I , D, R and J . The
circuit which controls the input/output of the register which is displayed in Fig. 4 is
contained in the square labelled by C.
However, that latter control circuit alone does not allow us to organise the circuit
which simulates the program. Indeed, in general, the program may hold several incre-
menting instructions and several decrementing instructions which operate on the same
register. In our simulation, we have then several tracks of type I and several tracks of
type D which arrive to the control C of the register. We have seen how the circuit
C is able to send the locomotive back from the track R on the right track I or D on
which it entered C. But the circuit C alone cannot send back the locomotive on the
track I or D through which the locomotive arrived from the program. A fortiori, when
the locomotive goes back by the track J , the circuit cannot direct the locomotive to
the right track to perform the needed next instruction.
We shall separately consider the case of several incrementing instructions and of
several decrementing instructions.
4.1. Several incrementing instructions
This case is easily dealt with by a sequence of memory switches which generalises
the mechanism which is constituted by the switches M1 and M2 of Fig. 4.
Assume that k incrementing instructions operate on the same given register. We have
k tracks, I1; : : : ; Ik to arrive at the entrance of circuit C.
These tracks are organised as it is displayed by Fig. 6. They are all connected to a
common track I by memory switches.
The proof that this organisation is correct is obvious.
4.2. Several decrementing instructions
In the case when several instructions decrement the same register, the circuit of
Fig. 6 cannot solve our problem. Indeed, the return after decrementing a register may
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Fig. 6. Distributing incrementing instructions on the same register.
Fig. 7. Scheme of the elementary selector.
occur by two diAerent tracks depending on whether it was possible or not to decrement
the register.
In this case, we construct a circuit which is inspired from the circuit which controls
the entrance of the register. The roˆle of the new circuit is to mark, on the way on
of the locomotive, the tracks D and J which can be taken on the way back of the
locomotive. The circuit will use an element which we call elementary selector. It works
as follows.
Table of Fig. 7 indicates the point of exit from the circuit, depending on the en-
trance point both for the way on and for the way back. It can be shown that two
elementary circuits are enough to entail the dispatching of the locomotive according
to the requirements of the table of Fig. 7. A solution to implement these circuits is
provided by Fig. 8.
Let us sketchy check that the circuit is correct:
First of all, notice that on the way on, if the locomotive arrived by P0, it goes out
through Q0 without visiting the elementary circuits of E and E′, respectively. Denote
by 0 the default position of the switches of Fig. 8, i.e. the positions displayed by the
Bgure.
Assume now that the locomotive arrives through E0. The Bx switch of A is crossed
in the active sense and so, the locomotive takes the route BM1M2HU and the important
point is to notice that the memory position of M2 is set to M2B. Now, as the locomotive
goes through U , it marks the corresponding elementary circuit to 1 and then goes U ′
where it also marks the second elementary circuit to 1. Next, the locomotive is sent
by the Bx switch of L to H from where it reaches again the switch in M2. But this
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Fig. 8. Scheme of the elementary selector.
time it crosses the switch actively and so it goes next to B from which the Bx switch
sends the locomotive to V and so the locomotive exits the selector by Q0.
Consequently, either the locomotive enters the elementary selector by E0 or by P0, the
exit of the locomotive is always through Q0. However, in the Brst case, the elementary
circuits are all set to 1, while in the second case, they all remain to 0.
Now, consider the case of the return.
First, assume that the locomotive goes back by the point Q0. It arrives to V , then
to C from where it is sent to E.
We have two cases, depending on whether both elementary circuits were set to 0
or to 1.
If the position is 0, which corresponds to an entrance through P0 on the way on, the
locomotive tests it in E where it is sent to G by the default position. From there, it is
sent to S from where it exits the selector through P0. Notice that a single elementary
circuit is visited in a reading way.
If the position is 1, which is the case for both elementary circuits of the selector, it
corresponds to an entrance through E0 on the way on. Again, the locomotive arrives in
E via C, but this time it is sent to F , because of the position 1. It is sent to the writing
entrance of the circuit by joining the writing way through M1 which now memorises
the position M1P. Next, the locomotive unmarks both elementary circuit, i.e. it sets
them back to the position 0. Again, the locomotive reaches L and there, it crosses
again the writing way but on the reverse direction. It is stopped by the switch of M1
which sends the locomotive to P, and from there to A. Accordingly, the locomotive
exits the selector through E0. But now, accordingly to what was said, the elementary
circuits recovered both their default position.
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Now, assume that during the return, the locomotive enters the selector through the
point Q1. In W , which it meets next, it is directed to the second elementary circuit.
There, from E′, it reads the current value shared by both circuits. Accordingly, it arrives
in G′ or F ′, depending on whether the group of elementary circuits is in position 0 or
it is in the position 1.
If the position 0 is read, the locomotive follows the route G′Z and meets again the
track P1Q1; it exits through P1.
If the position 1 is read, the locomotive is now sent to F ′. Next, it is sent to the
writing way which it enters in M2, which memorises the position M2Q. The writing
way makes the locomotive change the value stored by both elementary circuits and so,
when the locomotive arrives in L, both circuits contain the default value again. Now,
from L, the locomotive joins the writing way from its H end and from that it goes to
M2 where it is sent to Q. But now, the Bx switch of Q sends the locomotive on an
exit way from the selector, through E1. Notice again that when the locomotive leaves
P, the selector is in its default position and so, it can be reused for other instructions.
Thus, we checked that the group of circuits which is presented in Fig. 8 satisBes
the indications which are given in the table of Fig. 7.
Now it is possible to see how we can organise the circuit which manages the decre-
menting actions which arrive to the same register. Let D1; : : : ; Dk be the considered
decrementing operations. The circuit makes use of k−1 elementary selectors S2; : : : ; Sk .
They are associated according to the scheme of Fig. 9. The track Di corresponds to the
entrance E0 of the elementary selector Si for i¿2. Similarly, the track Ji corresponds
to the exit E1 of selector Si. The track D1 corresponds to the entrance P0 of selector
S2 and the track J1 corresponds to the exit P1 of the same selector. Moreover, for
16i¡k, the exit Q! of the selector Si is connected with the entrance P! of the selector
Si+1, where !∈{0; 1}. At last, the point Q0 of the selector Sk is connected with the
entrance/exit D of the controller of the register and the point Q1 is connected with the
exit J of the controller.
It is not diKcult to see that when the locomotive arrives to the circuit, all its selectors
are set to 0. If the locomotive arrives by the track Di for i¿2, it is clear that it sets
to 1 the selector Si and it leaves all other selectors to 0. If the locomotive arrives
by the track D1, all selectors remain to 0. And so, at most one selector is set to 1
when the locomotive enters the register. Consequently, on the way back, as long as
the visited selectors are set to 0, the locomotive goes back to the previous selector.
When it arrives to the single selector set to 1, the one by which it arrived, the table
of Fig. 7 shows that the exit is performed on the expected track. The table shows that
it is also the case even if the locomotive does not Bnd any selector set to 1. It means
that it arrived before by the track D1.
Accordingly, the locomotive goes on its way to a part of the circuit which corre-
sponds to the execution of the remaining part of the program: either the instruction
which follows Di if the return occurred through the track Di, or the instruction whose
address is given in the instruction corresponding to Di if the return occurs through the
track Ji.
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Fig. 9. Distributing the operations on the same register.
4.3. The sequencing of the instructions
Let us remind that the instructions of a register machine are numbered and that they
belong to one of the following three types:
inc Ri ; increment the register Ri
dec Ri, k ; decrement the register Ri if Ri¿0,
; perform k if Ri =0
jump k ; turn to performing the instruction numbered with k
We shall decide that if the program contains N instructions which belong to one of
the above three types, the numbers of the instructions range from 0 up to N − 1. The
halting of the program is given by the instruction jump N.
From the principle of grouping the instructions of the program which operate in the
same way on the same register, it is possible to deBne the circuit which deals with a
register by the following scheme which combines the circuits which are deBned by the
previous Bgures, see Fig. 9, above
It remains to assemble all the groups of instructions which are combined as in Fig. 9
in order to reproduce the scheduling of the program of the simulated register machine.
Remind that, a priori, a track is associated to an instruction and that the sense of
motion corresponds to the execution. In the case of an operation on a register, either
to increment or decrement it, the route of the locomotive can be split into three parts:
the part way on, the part execution and the part return.
The part way on starts from the beginning of the track being devoted to the in-
struction in the scheduling part of the circuit until the entrance in the Brst unit of the
register. And so, we consider the circuit C in this part of the route. Accordingly, the
locomotive is on the track I or on the track D, depending on the type of the operation
which it performs on the register.
The part execution is performed inside the register: from the moment when the
locomotive enters the circuit of the Brst unit until the moment when it takes the track
R or the track J to return.
The part return leads the locomotive to the starting point of the track which is
associated to the instruction which must be performed after the one which was just
performed. It is the next instruction of the program if a register was incremented or if
it was successfully decremented. It is another instruction in the case when it was not
possible to decrement it.
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ai
ai+1
Ci
Ci+1
Fig. 10. Detail of the sequencer circuit. The points ai and ai+1 are simply marks which allow us to materialise
the entrance on the track which is associated to the corresponding instruction.
ai
ai+1
Ci
aj Cj
Ci+1
Ji
Fig. 11. Another detail of the sequencer circuit. In this Bgure, the instruction Ci decrements a register and
it may lead to the instruction Cj in the case when the register cannot be decremented; the instruction Cj is
followed by a jump to the instruction Ci in the program.
We have dealt with almost all the parts of the route of the locomotive which concerns
the execution of an instructions. The scheduling of the instructions which is deBned
by the program of the register machine is implemented in a particular circuit, the
sequencer. We shall now explain its principle sketchily.
Let C1; : : : ; CN be the sequence of the instructions of the program of the register
machine which we simulate, in the order given by the program. For each register Ri,
deBne Ii to be the set of the instructions of the program which increment the register
and deBne Di to be the set of instructions which decrement it. For the instructions of
Ii, the way on and the way back are performed on the same track and the turning to
the next instruction is very simply realised as it is shown in Fig. 10.
For an instruction belonging to Di, the circuit is more complex and it is represented
in Fig. 11. The same Bgure illustrates the case of a jump from instruction Ci to the
instruction Cj, with i¡j.
From Fig. 11 it is not diKcult to implement while loops and so, we sketchily proved
that any register machine can be implemented in a railway circuit which is constructed
according to the principles which we just described.
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Notice that such a circuit is inBnite. We shall discuss this point in the second part
of the paper.
Part II. A universal cellular automaton on the pentagrid of the hyperbolic plane
As indicated in the introduction, this part begins with recalling some features of
hyperbolic geometry. Then, in a second section, we shall introduce the pentagrid, the
analogous, in the hyperbolic plane, of the square grid of the euclidean plane. In this
section, we shall also introduce the tools given by [6,7]. In a third section, we shall
deal with the construction of the universal cellular automaton. Notice that in this part,
the numbering of the Bgures and of the sections continues the numbering of Part I.
5. About the hyperbolic plane
In order to simplify the approach for the reader, we shall present a model of the
hyperbolic plane and simply refer to the literature for a more abstract, purely axiomatic
exposition.
As it is well known, hyperbolic geometry appeared in the Brst half of the 19th
century, in the last attempts to prove the famous parallel axiom of Euclid’s Elements
from the remaining ones. Hyperbolic geometry was yielded as a consequence of the
repeated failure of such attempts. Lobachevsky and, independently, Bolyai and Gauss,
discovered a new geometry by assuming that in the plane, from a given point out of
a given line, there are at least two lines which are parallel to the line. Later, during
the 19th century, models were discovered which gave implementations of the new
axioms. The constructions of the models, all belonging to euclidean geometry, proved
by themselves that the new axioms bring no contradiction to the other ones. Hyperbolic
geometry is not less sound than euclidean geometry is. It is also no more sound, in
so far as much later, models of the euclidean plane were discovered in the hyperbolic
plane.
Among euclidean models of the hyperbolic plane, PoincarPe’s models met with great
success because in these models, hyperbolic angles between lines coincide with the
euclidean angles of their supports. In this paper, we take PoincarPe’s disk as a model
of the hyperbolic plane.
5.1. Lines of the hyperbolic plane and angles
In PoincarPe’s disk model, the hyperbolic plane is the set of points which lie in the
open unit disk of the euclidean plane.
The lines of the hyperbolic plane in PoincarPe’s disk model are either diametral
segments (open segments as the points lying on the unit circle do not belong to the
hyperbolic plane) or circles, orthogonal to the unit circle. By circle we mean the arc
of such circles which are deBned by the intersection with the open unit disk. We say
that the considered circle supports the hyperbolic line, h-line for short, and sometimes
simply line when there is no ambiguity.
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Consider the points of the unit circle as points at in4nity for the hyperbolic plane:
it is easy to see that an h-line deBnes two points at inBnity by the intersection of its
euclidean support with the unit circle. They are called points at inBnity of the h-line.
The following easily proved properties will often be used: any h-line has exactly two
points at inBnity; two points at inBnity deBne a unique h-line passing through them; a
point at inBnity and a point in the hyperbolic plane uniquely deBne an h-line.
The angles between h-lines are deBned as the euclidean angle between the tangents
to the arcs which are taken as the support of the corresponding h-lines. This is one
reason for choosing this model: hyperbolic angles between h-lines are, in a natural
way, the euclidean angle between the corresponding supports. In particular, orthogonal
circles support perpendicular h-lines.
In the hyperbolic plane, given a line, say ‘, and a point A not lying on ‘, there
are inBnitely many lines passing through A which do not intersect ‘. In the euclidean
plane, two lines are parallel if and only if they do not intersect. If the points at inBnity
are added to the euclidean plane, parallel lines are characterised as the lines passing
through the same point at inBnity. Hence, as for lines, to have a common point at
inBnity and not to intersect is the same property in the euclidean plane. This is not the
case in the hyperbolic plane, where two lines may not intersect and have no common
point at inBnity. We shall distinguish these two cases by calling parallel, h-lines which
share a common point at inBnity, and non-secant, h-lines which have no common point
at all neither in the hyperbolic plane nor at inBnity. So, considering the situation which
is illustrated by Fig. 12 below, there are exactly two h-lines parallel to a given h-line
which pass through a point not lying on the latter line and inBnitely many ones which
pass through the point but are non-secant with the given h-line. This is easily checked
in PoincarPe’s disk model, see Fig. 12. Some authors call hyperparallel or ultraparallel
lines which we call non-secant.
Another aspect of the parallel axiom lies in the sum of interior angles at the vertices
of a polygon. In the euclidean plane, the sum of angles of any triangle is exactly (.
In the hyperbolic plane, this is no more true: the sum of the angles of a triangle is
always less than (. The diAerence from ( is, by deBnition, the area of the triangle in
the hyperbolic plane. Indeed, one can see that the diAerence of the sum of the angles
of a triangle from ( has the additive property of a measure on the set of all triangles.
As a consequence, there is no rectangle in the hyperbolic plane. Consequently two
non-secant lines, say ‘ and m, have, at most, one common perpendicular. It can be
proved that this is the case: two non-secant lines of the hyperbolic plane have exactly
one common perpendicular.
It can be added that parallel h-lines have no common perpendicular.
Consider the following problem of euclidean geometry:
Let !; *; + be positive realnumbers satisfying the equality: !+ *+ += ( and
P let be given two lines ‘, m intersecting in A with angle !. How many triangles
ABC can be constructed with B∈ ‘, C ∈m and BC making angle * in B
with ‘?
The answer is clearly: inBnitely many. This property of the euclidean plane deBnes
the notion of similarity.
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A
m
q
l
Q
P
p
Fig. 12. Lines p and q are parallel to line ‘, with points at inBnity P and Q; h-line m is non-secant with ‘.
Another consequence of the non-validity of Euclid’s axiom on parallels in the hy-
perbolic plane is that problem P, where = is replaced by ¡, has exactly two solutions
in the hyperbolic plane: each triangle is determined by the side of ‘ with respect to A
in which B is placed. And so, there is no notion of similarity in the hyperbolic plane.
5.2. Re;ections in a h-line
Any h-line, say ‘, deBnes a re;ection in this line which we denote .‘. Let / be the
centre of the euclidean support of ‘, R its radius. Two points M and M ′ are symmetric
with respect to ‘ if and only if /, M and M ′ belong to the same euclidean line and
/M:/M ′=R2. Moreover, M and M ′ do not lie in the same connected component of
the complement of ‘ in the unit disk. We also say that M ′ is obtained from M by the
reHection in ‘. It is clear that M is obtained from M ′ by the same reHection.
All the transformations of the hyperbolic plane which we shall later consider are
reHections or constructed by reHections.
By deBnition, an isometry of the hyperbolic plane is a Bnite product of reHections.
Two segments AB and CD are called equal if and only if there is an isometry which
transforms AB into CD.
It is proved that Bnite products of reHections can be characterised as either a single
reHection or the product of two reHections or the product of three reHections. In our
sequel, we will mainly be interested by single reHections or products of two reHections
(the reader interested in the properties of a product of three reHections is referred to
the literature).
At this point, we can compare re;ections in a line in the hyperbolic plane with
symmetries with respect to a line in the euclidean plane. Indeed, these respective
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transformations share many properties on the objects on which they respectively oper-
ate. However, there is a very deep diAerence between the isometries of the euclidean
plane and those of the hyperbolic plane: while in the Brst case, the group of positive
isometries possesses non-trivial normal subgroups, in the second case, this is no more
true: the group is simple.
The product of two reHections in lines ‘ and m is a way to focus on this diAerence.
In the euclidean case, according to whether ‘ and m do intersect or are parallel,
the product of the two corresponding symmetries is a rotation around the point of
intersection of ‘ and m, or a shift in the direction which is perpendicular to both ‘
and m. In the hyperbolic case, if h-lines ‘ and m intersect in a point A, the product of
the corresponding reHections is again called a rotation around A as far as the obtained
transformation can be considered as what is intuitively called a rotation. But, if ‘ and
m do not intersect, there are two cases: either ‘ and m intersect at inBnity, or they
do not intersect at all. This gives rise to diAerent cases of shifts. The Brst one, being
called shift or ideal rotation, is a kind of degenerated rotation, as in the euclidean
case, and the second one is called hyperbolic shift or displacement along the common
perpendicular to ‘ and m. Such a displacement can be characterised by the image P′ of
any point P on the common perpendicular, say n. We shall speak of the displacement
along n which transforms P into P′ and sometimes simply of hyperbolic shift or
displacement when the explicit indication of the line along which the displacement is
performed is not needed.
It can be proved that for any couple of two h-lines ‘ and m, there is a h-line n
such that ‘ and m are exchanged in the reHection in n. In the case when ‘ and m are
non-secant, n is the perpendicular bisector of the segment which joins the intersections
of ‘ and m with their common perpendicular. The construction of h-line n is the same
in all cases: let L1, L2 be the points at inBnity of ‘ and M1, M2 those of m. We can
always label the points in such a way that the euclidean lines L1M1 and L2M2 intersect
in /, outside the closed unit disk, possibly at inBnity. In the case when L1 =M1, the
euclidean line L1M1 is the tangent at L1 to the unit circle. From /, the tangents to the
unit circle deBne two points at inBnity through which a single h-line passes which is
namely h-line n. Indeed, it is not diKcult to check that L1 and L2 are the images of,
respectively, M1 and M2 under the reHection deBned by n constructed as just indicated.
It immediately follows that ‘ is the image of m under the reHection in n.
6. Representations of the pentagrid
6.1. Tessellations in the hyperbolic plane
Tessellations in the plane—the deBnition is independent of the geometry which we
consider—consist in the following operations. First, take a convex polygon P. Let
S(P) be the set of the lines which support its sides. If E is a set of polygons,
one extends S to E by setting that S(E)=
⋃
P∈E S(P). Given K a set of lines
and E a set of polygons, we deBne .K(E)=
⋃
k∈K;Q∈E .k(Q). Setting T0 = {P}, we
inductively deBne Tk+1 by Tk+1 = .S(Tk )(Tk). Finally, we deBne T
∗=
⋃∞
k=0Tk to be
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the tessellation generated by P. We say that the tessellation is a tiling if and only if
the following conditions hold:
• any point of the plane belongs to at least one polygon in T∗,
• the interiors of the elements of T∗ are pairwise disjoint.
In this deBnition, lines are deBned according to the considered geometry. It may have
a consequence on the existence of a tessellation, depending on which polygon is taken
in the Brst step of the construction. As an example, starting from a regular Bgure, there
are basically three possible tessellations giving rise to a tiling of the euclidean plane:
the tessellation based on the equilateral triangle, or on the square, or on the regular
hexagon.
The situation is completely diAerent in the hyperbolic plane where there are inBnitely
many tilings generated by tessellation. It is a consequence of the following result:
Poincar(e’s Theorem (PoincarPe’s [13]). Any triangle with angles (=‘; (=m; (=n such that
1
‘
+
1
m
+
1
n
¡ 1
generates a unique tiling by tessellation.
The theorem immediately shows that a tiling tessellation is generated by the triangle
with the following angles: (=5; (=4; (=2. It is easy to see that ten of these triangles
share the same vertex corresponding to the angle (=5. Accordingly, such a grouping
deBnes a regular pentagon with right angles. This tiling deBnes what we call from
now on the pentagrid, a representation of which in the south-western quarter of the
hyperbolic plane is shown below in Fig. 13.
It should be noticed that the pentagrid is the simplest regular grid of the hyperbolic
plane. In this regard, it corresponds to the square grid of the euclidean plane. The
triangular equilateral grid and the square grid of the euclidean plane cannot be con-
structed here as they violate the law about the sum of angles in a triangle which is
always less than ( in the hyperbolic plane.
PoincarPe’s theorem was Brst proved by Henri PoincarPe [13], and other proofs were
given later, for example in [1]. In [9], another proof is provided for the existence of
the pentagrid which gives rise to a feasible algorithm in order to locate cells. In [7],
the algorithm for locating cells was improved by a construction which is a new one,
being based on another principle. This gives us a family of algorithms, see [7] for
more details, and we select one of them which is the simplest one from the point of
view of computer science, see [7] for a discussion on that point.
6.2. Construction of the Fibonacci tree
The independent proof of the existence of the pentagrid is established in [9] by means
of a bijection which is constructed between the tiling of the south-western quarter of
the hyperbolic plane, say Q, with a special inBnite tree: the Fibonacci tree. Notice that
Q is isometric to any quarter of the hyperbolic plane.
Here, we remind sketchily the construction of this bijection.
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Fig. 13. The pentagrid in the south-western quarter.
Let P0 be the regular rectangular pentagon contained in Q which has one vertex on
the centre of the unit disk and two sides supported by the sides of Q. Say that P0 is
the leading pentagon of Q.
Number the sides of P0 clockwise by 1, 2, 3, 4 and 5 as it is indicated below, in
Fig. 14. As 1 is perpendicular to 2 and 5 and as 4 is perpendicular to 3 and 5, 2 and
3 do not intersect 5. The complement of P0 in Q can be split into three regions as
follows. The line 2 splits Q into two components, say R1 and R′1 with R
′
1 containing
P0. The line 3 splits R′1 into R2 and R
′
2 with R
′
2 containing P0. The line 4 splits R
′
2 into
P0 and R3. This deBnes the initial part of a tree: P0 is associated to the root of the
tree, and let us consider that the root has three sons, which are ordered from left to
right and are respectively associated to R3, R2 and R1. We can denote it as indicated
by Fig. 14. We shall say that the root is a 3-node because it has three sons.
Regions R1 and R2 are isometric images of Q by simple displacements: R1 is obtained
from Q by the displacement along 1 which transforms 5 into 2. Similarly for R2 with
the displacement along 4 which transforms 5 into 3. The same splitting into four parts
can be repeated for these regions. Their leading pentagons are also 3-nodes.
Now, let us see the status of the region R3. It is plain that R3 is not isometric to Q.
Let P1 be the reHection of P0 in 3 with sides which are now numbered anti-clockwise,
so that the same number is given to the edges supported by the same h-line. In order
to avoid possible confusion, we put the name of the considered pentagon as an index,
if needed. Say that P1 is the leading pentagon of R3. Notice that R3 is a kind of
strip which is delimited by their common perpendicular and by two lines which do
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Fig. 14. How to split the quarter.
not intersect. This strip is transformed into another one, say the region S2, by the
displacement along 5 which transforms 1P0 into 4P0 , say 1, see Fig. 14. DeBne S1 as
the image of R2 by 1. Say that S1 and S2 are the sons of R3 and associate also these
nodes to their leading pentagon. We say that the node associated to R3 is a 2-node. At
this point, notice that there are other ways to split the quarter into four parts. This has
been studied with great details in [7]. We choose the present splitting for theoretical
purposes as it is the most simple although, as we do in [4], another one is more
eKcient from the point of view of implementation.
The continuation of this process is deBned inductively by applying the following
two rules:
• a 3-node has three sons: to left, a 2-node and, in the middle and to right, in both
cases, 3-nodes,
• a 2-node has 2 sons: to left a 2-node, to right a 3-node.
This allows us to construct a tree which we call standard Fibonacci tree, for short,
Fibonacci tree, see Fig. 15, below. Indeed, as it is established in [7], there are con-
tinuously many Fibonacci trees which are generated by a process which is similar to
the one which is indicated above. In some sense, the standard Fibonacci tree is the
maximal one of this family, see [7]. This is also a reason to choose that tree for our
purposes.
The bijection between the pentagrid and four standard Fibonacci trees was used in
[9] in order to establish the following important result:
Theorem 1 (Margenstern–Morita). NP-problems can be solved in polynomial time in
the space of cellular automata in the hyperbolic plane.
6.3. Tools for locating the cells
We conclude this section by the algorithms from [6] which allow us to perform the
computations being needed for a cellular automaton on the pentagrid.
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Fig. 15. The standard Fibonacci tree. Notice that the dotted arcs transform the tree into the intersection of
the dual graph of the pentagrid with the south-western quarter.
In [6] an eKcient tool was given for the location problem. It consists in numbering
the nodes of the Fibonacci tree as follows. First, we deBne the depth of a node: 0 for
the root, and if a node has depth p, its sons have depth p + 1. As usual, the set of
nodes of the tree which have the same depth, say p, is called a level, namely level p.
We can now proceed to the numbering:
• the root receives number 1,
• if n is the number of the rightmost node of level p, the number of the leftmost node
of level p+ 1 is n+ 1,
• if n is the number of a node of a level which is not the rightmost node, the right
neighbour of that node has number n+ 1.
Now, it is known that starting from the Fibonacci sequence, say {fn}n¿0 with f0 = 1,
f1 = 1 and fn+2 =fn+1 + fn, it is possible to represent any positive integer n as a
sum of distinct Fibonacci numbers: n=
∑k
i=1 !i:fi with !i ∈{0; 1} and we denote this
representation by !k : : : !1. In general such a representation is not unique, but it can be
made unique by requiring the following condition to be fulBlled: if !i =1, with i¡k,
then !i+1 =0. In other words, consecutive 1’s are prohibited in the representation of n.
From now on we Bx that representation of the numbers and we call it the standard
Fibonacci representation. As it was noticed in [6], we can obtain all the information
that is needed about a node and its neighbours from this representation.
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Indeed, deBne the status of a node to be the number of its sons. Now, the standard
Fibonacci representation has the following properties, see [6]:
Proposition 1 (Margenstern [6]). Let n be the number of a node and let !k : : : !1 be its
standard Fibonacci representation. The status of a node is obtained by the following
rule:
• if !1 = 1, the status is 3,
• if !1 = 0, then consider *h : : : *1 the standard Fibonacci representation of n− 1; if
*1 = 1 the status is 2 and if *1 = 0, the status is 3.
The proof is done by induction on the tree.
We give now the algorithm which is established and proved in [6] and which extracts
the numbers of the neighbours of a node in the pentagrid. First we introduce the notion
of preferred son of a node:
Proposition 2 (Margenstern [6]). Let n be the number of a node and let !k : : : !1 be its
standard Fibonacci representation. Among its sons there is a single one, say numbered
by m, such that the standard Fibonacci representation of m is !k : : : !100. The node
m is called the preferred son of the node n. We have also that the preferred son of
a 2-node is always its left son and the preferred son of a 3-node is its middle node.
The proof is also by induction on the tree.
Corollary (Margenstern [6]). Let n be the number of a node, with n¿3, and let
!k : : : !1 be its standard Fibonacci representation. The number of its father is∑k
i=3 !i:fi and so its standard Fibonacci representation is !k : : : !3.
In order to compute the numbers of the neighbours of a node, we Bx the way to
display them. We shall always list the neighbours of a node by starting from its father
and then by proceeding anticlockwise. We have:
Proposition 3 (Margenstern [6]). Let n be the number of a node which is neither on
the leftmost branch of the standard Fibonacci tree nor on its rightmost branch. The
neighbours of n in the pentagrid are provided by the following rule:
let m be the number of the preferred son of n;
let f be the number of its father;
if n is a 2-node, its neighbours are f, m, m+ 1, m+ 2, f − 1
if n is a 3-node, its neighbours are f, m− 1, m, m+ 1, m+ 2
If n is on the rightmost or on the leftmost branch, and m with f are again the
number of its preferred son and the number of its father, respectively, then its
neighbours are:
f, m− 1, m, m+ 1, f + 1∗, if n is on the rightmost branch,
f, n− 1∗, m, m+ 1, m+ 2, if n is on the leftmost branch,
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where the asterisk indicates that the number has to be taken in the neighbouring tree:
the next tree in the clockwise direction for the rightmost branch, the next tree in the
anticlockwise direction for the leftmost branch.
It is not diKcult to see that the standard Fibonacci representation of a number can
be computed in linear time starting from the number. Also, if we have a Fibonacci
representation of a number, its value can be computed in linear time from the represen-
tation. Consequently, both the number of the father of a node, say n, and the number
of the preferred son of n can be computed in linear time. As a consequence, the status
and the neighbours of a node can be computed in linear time.
6.4. A concluding remark about these tools
In the introduction of this paper, we indicated how trivial is the system of coordi-
nates which is used in the case of the square grid of the euclidean plane. How obvious
it is, we have to remember that there is also here a diAerence between implementa-
tion and designing cellular automata rules for their local transition function. Indeed,
if we want to simulate a cellular automata by some program or by some dedicated
hardware, we have to implement a system of coordinates. A characteristic point of
this system of coordinates is that it is potentially inBnite: it makes use of integers as
coordinates which can be as large as we would like. This never appears in the rules
of the automaton. However, if we write a program which simulates cellular automata,
we shall Brst deBne a Bnite area of the space on which the cellular automaton works.
This means to deBne a system of coordinates with such possibly large coordinates.
Our point here is that the system of coordinates is not included in the rules of the
automaton. However, the rules makes use of the system. Although in many cases we
study symmetric rules which are up to a point independent of the directions, this does
not mean that the coordinate systems vanishes. Also, it is perfectly legal, according to
the deBnitions, to devise rules where we would privilege one direction with respect to
another.
The conclusion is that in the case of cellular automata on the pentagrid, the tools
which we just described belong to the hardware or to the simulation program. They
do not belong to the local transition functions of the cellular automata which we
shall devise. However, we shall freely make use of the facilities which our system of
coordinates for the pentagrid introduces. In particular, we shall consider that the status
of a node and its parental situation is known to the node, even if it is possible to
diAuse such an information through the whole pentagrid, starting from the four roots
of the four Fibonacci trees. Indeed, this is the same when, in the euclidean plane,
we assume that the usual directions south, north, east, west are known to a cell of a
cellular automaton.
7. The universal cellular automaton
We come now to the main result of this paper, namely:
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Theorem 2. There is a cellular automaton on the pentagrid which is universal. More-
over, it is possible to construct such an automaton with at most 22 states.
According to the concluding remark of the previous section, the number of states
which we consider does not consider the system of coordinates which we introduced.
7.1. General structure of the automaton
The cellular automaton which we consider in order to prove Theorem 2 consists in
implementing the railway circuit which we devised in the Brst part of the paper.
The Brst thing which we have to do is to deBne what will be the counterpart of our
railroads, how we shall implement the switches and how we shall implement the units
of the registers and how we shall organise the general circuit, i.e. the connections
between the diAerent parts of the circuit which where considered in the Part 1. Of
course, we shall have also to implement the counterpart of the locomotive.
This is what we shall do here. In the next sub-section, we shall deBne the rules for
the propagation along the railroads, the crossing of the intersections and the crossing
of the diAerent switches, taking into account that for two of them, the passive crossing
is diAerent from the active one.
7.1.1. Implementation of the rail roads and of the locomotive
The railroads will be distinguished from the other cells by a diAerent state, we shall
say here a colour for a better mental visualisation. The railroads will be in blue while
the quiescent cells will be, by deBnition, white cells. In order to avoid ambiguity,
we shall deBne linear roads. This means that a blue cell has at most two other cells in
blue among its neighbours. It may have other neighbours, in particular at crossings or
switches. But, in that case, somehow mimicking reality, the intersection cell will have
a diAerent colour as well as its immediate neighbours on the railroads that intersect.
Apart intersections, railroads will have no neighbouring points. As the immediate cells
which signalise a crossing or a switch will have a diAerent colour, our Brst rule will
be to strictly observe the above rule of at most two blue neighbours for a blue cell.
It appeared to us that the simplest solution for the locomotive is again to copy reality
in a simpliBed fashion. Indeed, a single locomotive has a front and a rear. Usually, the
front is signalised by bright lights while the rear is signalised by red lights. Using this
analogy, the locomotive will consists of two moving cells, one green, the front and
one red, the rear, which will move together along the roads, crossing as they have to
do and taking the expected track at the switch points.
Of course, it would be simpler to superpose the colours of the locomotive to the
colour of the cells on which it is running. We shall more or less follow this pattern,
trying however, as much as possible, to spare colours in order not to be above the
boundary of 22 states being stated by Theorem 2.
7.2. Local rules for the motion of the locomotive
Of course, we have the usual rule that a white cell surrounded by Bve white cells
remains white at the next step of the computation.
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Fig. 16. The format for the rules and for the illustration of the motion of the locomotive.
7.2.1. Rules for the railroads
We have Brst conservative rules in order to keep the railroads on their place.
In the following pages, we shall give all the main rules in the format which is
displayed by Fig. 16:
B
W B W
B W
→ B
Both views of the hyperbolic plane show the same part of railroad which is Bgured by
letter B which indicates the colour. There is no change: the rule is conservative and
allows us to keep all the background for the locomotive’s motion in place. Notice that
the rule is rotation invariant: it is understood that the rules which are deduced from
this one by rotations which leave the pentagrid invariant are also in action.
Later, we shall only give the rules in their pentagonal representation or in a linear
one when only three consecutive non-white cells are involved. As an example, the
above pentagonal rule can be reduced to the following linear one:
B B B → B
Now, let us give the rules of motion for the locomotive:
There is a rule to move the front and there is a second one to move the rear. Both
front and rear move at the same time. Accordingly, they remain contiguous to each
other, as long as the locomotive moves on the blue part of a track. The rules are:
R G B → R G B B → G
B R G → B B B R → B
Notice that these rules are also rotation invariant.Checking that these rules are correct
is straightforward.
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7.2.2. Rules for the crossings
For this part, we shall give the rules together with the Bgures which allow us to
check their correctness. In the following cases, we shall give the rules and give only
key Bgures for the checking.
When the locomotive is not in view, the crossing must remain stable, without any
change. In order to foresee all possible cases, the two tracks which arrive to the crossing
will be distinguished as well as the exact cells which continue each track.
The stable conBguration is the following one:
The conservation of this pattern entails the following rules:
B1
B2 Y B2
B1 W
→ Y
B1
B2 Y B2
W B1
→ Y
B B Bi → B
B Bi Y → Bi:
Consider now that the locomotive arrives. We shall represent the crossing by Bgures
which focus on the intersection cell. We give the rules which make it possible to
perform the crossing together with the Bgures to which they correspond, see Fig. 17,
below.
First, the locomotive arrives close to the cell with colour B1 which signalises the
arrival to a crossing or to a switch.
Next the locomotive is seen by the intersection cell because its front G, has taken
the place of one of the cells B1. Hence, by the pentagonal rule from b to c, cell Y
takes the colour Y1, signaling that the locomotive arrived by the track marked with B1.
The colour Y1 also indicates that the front of the locomotive occupies the intersection
cell.
On the next step, the rear of the locomotive leaves the intersection cell and this cell
takes the colour Zi. It turns now to Xi which will allow us to restore colour B1 on
the second part of the path taken by the locomotive, after the crossing. The rear will
leave also B1: after that step, the cells of the crossing fall again under the conservative
rules of the pattern. In the meanwhile, the locomotive is ruled by the pure motion rules
along a track. We call this situation the standard regime.
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Fig. 17. Illustrating the locomotive which crosses a path which intersects the one on which it moves.
We have the following rules:
From a to b :
R G Bi → R
G Bi Y → G
From b to c :
G
Bj Y Bj → Yi
Bi W
R G Y → R
From c to d :
R
Bj Yi Bj → Zi
Bi W
B R Yi → Bi
B Bj Yi → Bj
B Bi Yi → G
From d to e :
Bi
Bj Zi Bj → Xi
G W
B G Zi → R
B Bj Zi;j → Bj
From e to f :
Bi
Bj Xi Bj → Y
R W
B R Xi → Bi
B Bj Xi;j → Bj
There is a last rule, which allows us to go back to the standard regime, namely:
G R Bi → B
Notice that the states which are needed up to now are: W , B, G, R, B1, B2, Y , Y1,
Y2, Z1, Z2, X1, X2.
7.2.3. Rules for the switches
7.2.3.1. Fixed switches: As previously, we Brst indicate the static conBguration. It is
Bgure a in Fig. 18. It is then clear that the rules which are needed to keep the pattern
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Fig. 18. The key point of a passive crossing of a Bxed switch by the track which is not selected.
are the same as for a crossing. It is also clear that the rules for an active crossing of
the switch are those that rule a crossing. And so, we have only to focus on the rules
for a passive crossing.
Indeed, it suKces to keep the same kind of signalising of the intersection in order
to force most of the rules of the crossing to behave as it is wished for a Bxed switch.
For that purpose, we shall use B1 to notice the way which is selected by the switch
and we shall use B2 for the non-selected way.
Now, it appears that for a passive crossing of the switch, the rules of a crossing
perform what is expected. And so, the only point which we have to check here is what
happens if the locomotive arrives to the switch in a passive crossing by the way which
is marked by B2. For this case we need a special state, let us denote it W1 and a few
new rules. In particular, we have to distinguish the two cells which bare the colour
B1: one must be changed to G while the other one must remain unchanged.
In Fig. 18, we illustrate the Brst two steps of a passive crossing through the non-
selected track: from Bgure a to Bgure b and then from Bgure b to Bgure c. The Brst
step introduces the new state which we need. The second step allows us to reach again
state Z1. From that point, the evolution of the switch is ruled by the same rules as
for a crossing and it gives what is wished. The corresponding new rules are indicated
below Fig. 18. We do not indicated rules which were introduced for simple crossings.
From a to b :
B1
W Y G → W1
B1 W
G
∗ W B1 → Z1
∗ ∗
In the rules, above and to right, the symbol
∗ indicates that the rule also applies what-
ever the state of the cell marked with ∗ is.
From b to c :
B1
W W1 R → Z1
B1 W
B1
∗ Z1 R → W
∗ ∗
W1
W B1 W → G
W B
W1
W B1 Z1 → B1
W B
W1 R B → B2
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Fig. 19. The Brst two steps of a passive crossing of a memory switch through the track which is not selected.
Notice that the new rule which we introduced is also in action for a crossing when
the locomotive arrives by the track marked with B2. However, the new rule which we
introduced with Z1 in the place of the old content solves the problem also in that case.
Notice that we introduced only a new state: W1.
7.2.3.2.Memory switches: In that case, we cannot use the same states: indeed, the
passive way through the way which is marked by B1 would reproduce a Bxed switch.
And so, when the locomotive would arrive through the way which is marked with B2,
it would not recognise a memory switch.
Accordingly, we replace the states Y , Y1, Z1, X1 which rule the crossings and the
Bxed switches by states M , M1, N1, P1 with the rules which are obtained by the just
indicated change of symbols. As we already know, this settles the active passage and
the passive passage through the track which is marked with B1. We have to rule the
passive crossing through the track marked with B2 in such a way that the marks B1 and
B2 on the passive side are exchanged. We perform this as follows in Fig. 19, taking
advantage of a conBguration which we already used. Notice that the Bgure a of Fig. 19
is the standard conBguration. Notice that the rules which deBne the passage from a to
b are the same as the rules of a Bxed switch with state W1, up to the obvious change
of the letters. Now, the change between B2 and B1 is performed thanks to the state
M1, which induces special rules which are indicated below Fig. 19.
The rules with M1, from b to c:
M1
W B1 Z1
B W
→ B2
M1
W B1 W
B W
→ G
M1
W R Z1
B W
→ B1
Notice that the rule on the change of R is already given by the linear rule:
M1 R B → B1
7.2.3.3. Flip-;op switches: Again, we shall introduce new states, namely F , F1, G1
and H1 which will follow almost the same rules as in the case of a Bxed switch. We
change the rules just a bit in order to exchange the states B1 and B2 on the passive side
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Fig. 20. The (active) crossing of a Hip-Hop switch.
of the tracks. See the illustration in Fig. 20. Below Fig. 20, we indicate the speciBc
rules.
As already indicated, we do not repeat the rules which are obtained from already
deBned ones only by renaming. Accordingly, the new rules are the followings:
From b to c :
B1
W F1 B2 → G1
R W
F1 B2 B → B1
F1 B1 B → G
From c to d :
G1 G B → R
G1 B1 B → B1
From d to e :
H1 B1 B → B1
H1 R G → B2
7.3. The displaying of the roads
If in the euclidean plane, the displaying of the various parts of the railway circuit
which we introduced in Part 1 raises no problem, this is not at all the case in the
hyperbolic plane. A close analysis of what we did in the euclidean case shows that
we make a constant use of the possibilities given by the similarity. As we know, we
have to do another way in the hyperbolic plane. We shall see how shifts can save the
situation.
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C
A
I
B
e
f
D
Fig. 21. Crossing of paths: the basic pattern. Notice the nodes that are circled. Both paths must avoid these
nodes in order to observe the rule that a node coloured with B has at most two neighbours which are
coloured with B. This condition entails the shape of the basic pattern ef.
7.3.1. Crossings of paths
In a square grid of the euclidean plane, crossing two paths is obvious. It is enough
that a portion of one path is vertical while the other is horizontal. A speciBc adjustment
allows us to perform the crossing.
In the hyperbolic plane, we have to do another way.
We Brst notice that the pictures of the hyperbolic plane given in Figs. 16–20 have
essentially a local character. Nothing can be seen at a larger scale.
This diKculty can be overcome by using the Fibonacci tree. Within that frame, we
can deBne a particular pattern of crossing which we shall repeatedly use by replicating
it by shifts wherever we need a crossing. Then we have to adapt the “ends” of the path
in order that they match the “ends” of our pattern. That pattern is given in Fig. 21.
In that pattern, the track AB crosses the track CD in I . The “ends” of the pattern are
A, B, C, D. The paths which are to be crossed have to be cut on some point and each
“half-track” of the Brst path is connected by the ends to A and to B while the same
operation is performed on the second track with C and D. Notice that the broken line
fD is isometric to the broken line ef. It is obtained by the shift, along the sides of
the pentagrid, which transforms e into f. It is not diKcult to compute that the same
shift transforms f into D.
7.3.2. The elementary circuit
We have now the tools which allow us to implement the elementary circuit being
deBned in Part 1. Fig. 22 illustrates this implementation.
Fig. 22 is self-explanatory. We only add the following: depending on the distance
which is needed for the output tracks from the reading point and on the location of
the Hip-Hop switch of the writing point, we select a suKciently high level of the tree
in order to have enough nodes on the same level for the upper part of the Bgure. As
the size of the elementary circuit is Bxed once for all the problem is raised only for
the Brst circuit to implement.
7.3.3. “Parallel” tracks and the registers
If we look again at the structure of a register in the railway circuit which we devised
in Part 1, for example, see Figs. 3, 5 and 9, we see that we have not only to implement
elementary circuits but also to organise “parallel” tracks.
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M
F
F
F
F
Fig. 22. Implementation of the elementary unit in the Fibonacci tree. Notice the implementation of the three
kinds of switch. Notice also the implementation of the various switches depending on the desired direction
of the path: the additional nodes represent the exact neighbours of the intersection node which the paths
exactly go through.
This is so obvious in the euclidean case that we even paid no attention to that point.
In the pentagrid, we already know that we have no parallel and that non-secant lines
have a minimal distance at the points of intersection with their common perpendicular
and, as far as we go from that points, the distance between the lines exponentially
increases.
Fig. 23 displays three tracks which are “parallel”. It is obvious for the tracks which
are on the left-hand side. However, notice that the corresponding nodes do not belong
to any h-line. The leftmost line joins 3-nodes which are “uncle” and “nephews”. They
are separated from the second track of 2-nodes which are along the same h-line of
the pentagrid. The rightmost track of the Bgure occupies middle nodes whose fathers
are 3-nodes. It consists of the reproduction of the same pattern ab being indicated
by the Bgure by successive applications of the same shift. Now, this allows us to
deBne “parallel” tracks which go to near points of the same part of the circuit. In
particular, it is now not diKcult to devise the tracks which connect the units of a
register.
It is also not diKcult to devise the tracks of the control parts for the instructions
which operate on the same register.
In order to obtain a universal machine, it is enough to implement a machine with
two registers, according to a theorem due to Minsky, see [10].
We may display the units of the Brst register along the leftmost branch of the south-
western quarter and we may display the second register along the rightmost branch of
the same quarter. It is not diKcult to deBne “boxes” which will enclose the units and
which we reproduce by appropriate shifts along each one of these branches. Such a
box contains the nodes between two Bxed levels of the tree and between two “straight”
branches, as it is represented in Fig. 24, below.
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d
Fig. 23. Implementation of “parallel” paths in the Fibonacci tree. In the Bgure, “forbidden” nodes are circled.
Notice the reproduction of the shape of the broken line ab on the broken lines bc and bd. The reproduction
is the result of a simple shift.
Fig. 24. Delimitation of a block in the Fibonacci tree. In the Bgure, we represent the levels between which
the block is delimited. We represent also the branch which delimits the block on the left side, towards the
leftmost branch, and on the right side, towards the rightmost branch.
7.3.4. Sequencing the instructions of the register machine
Now, we have the tools to design the whole circuit.
We shall use a large block in the north-eastern tree in order to dispatch the tracks
which are associated to each instruction, see Figs. 10 and 11.
From each instruction, a track runs along the corresponding level, the highest in the
instruction implementation. When it reaches the boundary of the tree, it goes on the
same level of the neighbouring tree: either the north-western tree, or the south-eastern
one, depending on which register the instruction operates. When it reaches that latter
tree, the track goes on along the level and then on the closest free branch which does
not intersect previously chosen one in order to reach the level which corresponds to
the control of the register access, in the south-western tree. The control of the register
access is placed on a rather low level of the south-western level: as low as it is possible
according to the constraints of the block being delimited by the controller. Downward,
the units of the register are placed in blocks which follow the controller along the
same boundary branch of the tree.
Below, Fig. 25 illustrates this implementation.
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Notice that the number of states is 22. We have seven states for the stable conBgu-
rations: W , B, B1, B2, Y , M and F . We have two states for the locomotive: G and R.
We have six auxiliary states for the crossing: Y1, Y2, Z1, Z2, X1 and X2, an additional
one for the Bx switches: W1. We have three auxiliary states for the memory switches:
M1, N1 and P1. We have also three auxiliary states for the Hip-Hop switches: F1, G1
and H1.
This representation achieves the proof of Theorem 2.
7.4. A concluding remark about weak and strong universality
As noticed in the introduction, the circuit which is used for the proof of Theorem 2
is inBnite.
This does not observe the constraint of a 4nite initial conBguration which is usually
stated in the deBnition of universality. Accordingly, this kind of result is said to be a
weak universality result.
However, the same construction of the circuit allows us to devise a strongly universal
cellular automaton, i.e. an automaton which would start from Bnite conBgurations. In
order to see that, let us go back to our euclidean circuit, and let us imagine what could
happen if the circuit would be Bnite. This means that at a certain time, the locomotive
would suddenly Bnd an interruption of the tracks while it was searching a unit with 0
in order to set it to 1. We have only to transpose in our context what is done in real
life: when it is needed to extend a track, people work it out and when the next section
of the track is ready, the locomotive can go on its work.
Such a process is in principle easy to implement with cellular automata. And so, a
corollary of our construction is the following statement:
Theorem 3. There is a strongly universal cellular automaton on the pentagrid as well
as on any regular grid of the hyperbolic plane.
In the case of the pentagrid, we need only to temporarily put an end to each register
by a cell which is in a special, waiting state. When the locomotive reaches that cell,
this necessarily happens while the locomotive performs an incrementing instruction,
the cell starts a process which consists in constructing a new unit being ended by a
similar ending cell. As the description of such a unit must be recorded in the states
of the cellular automaton, the number of states of a cellular automaton which satisBes
Theorem 3 is much higher than what is stated in Theorem 2. Most surely, more than
100 states are needed in the case of a Bnite starting conBguration.
7.5. A word on the drawing programs
The Bgures of the paper which involves the pentagrid have been drawn by a program
written by Maurice Margenstern in the PostScript language.
The principles of the program are those which are explained in this paper. It makes
use of the standard Fibonacci representation in order to construct the tree. In order to
save space for memory and to increase speed, the tree is not constructed but its visit
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Fig. 25. Sketchy representation of the whole circuit. In the Bgure, the roˆle of each instruction is schematically
represented. Instructions which increment the register on the rightmost branch are in blue colour, while
instructions which decrement it are in dark red. Similarly, for the other register: incrementing instructions
are in mauve and decrementing instructions are in light red. The return track which corresponds to jumps
of decrementing instructions is in green. Their output is on the side of the controller which is opposite to
the side which receives the active instructions.
is simulated via a classical algorithm which makes use of a stack as follows: starting
from the root, the top of the stack is popped and the corresponding pentagon is drawn;
at the same time its sons are appended to the end of the stack in order to obtain a visit
of the tree level by level. In order to Bll the specialised cells of the universal cellular
automaton, the corresponding nodes are identiBed by their numbers. The numbers are
put into an ordered list. As a consequence, to test whether the node being currently
drawn is in the list, it is enough to compare the number of the pentagon to be drawn
with the number of the node which is stored at the top of the list, provided to pop
the top of the list when the numbers turn out to be equal. Four trees are used, as we
consider the whole hyperbolic plane, and each one has its list of cells to paint.
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